

## WO03019631

Publication Title:

FABRICATION METHOD FOR ORGANIC SEMICONDUCTOR TRANSISTOR  
HAVING ORGANIC POLYMERIC GATE INSULATING LAYER

Abstract:

Provided is a method for fabricating an organic semiconductor transistor having an organic polymeric gate insulating layer. The method includes forming an organic gate insulating layer on a substrate by a vapor deposition method using organic monomer sources, and causing a polymerization reaction to occur in the organic gate insulating layer to complete an organic polymeric gate insulating layer. Since the vapor deposition method, which is a low-temperature dry-type technique, is employed, the organic polymeric gate insulating layer can be uniformly formed on a large-area substrate by a simplified in-situ process.

-----  
Data supplied from the esp@cenet database - <http://ep.espacenet.com>

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
6 March 2003 (06.03.2003)

PCT

(10) International Publication Number  
**WO 03/019631 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 21/20**

(21) International Application Number: **PCT/KR01/01436**

(22) International Filing Date: **24 August 2001 (24.08.2001)**

(25) Filing Language: **Korean**

(26) Publication Language: **English**

(71) Applicant (for all designated States except US): **GRACEL CO., LTD.** [KR/KR]; 62-3, Bangi-dong, Songpa-ku, Seoul 138-050 (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **SHIM, Jae, Hoon** [KR/KR]; 324-10, Seokyo-dong, Mapo-ku, Seoul 121-836 (KR). **KIM, Sung, Min** [KR/KR]; 102, 392-27


Hwagok-8-dong, Kangseo-ku, Seoul 157-886 (KR). **KIM, Bong, Ok** [KR/KR]; 101-801, Ilsung Park Apartment, 99 Kunja-dong, Kwangjin-ku, Seoul 143-839 (KR). **PARK, No, Gill** [KR/KR]; 202, 1-63 Sinsa-dong, Eunpyung-ku, Seoul 122-080 (KR). **KWAK, Mi, Young** [KR/KR]; 6-304, Jinheung Apartment, 65 Cheongdam-1-dong, Kangnam-ku, Seoul 135-953 (KR). **KIM, Young, Kwan** [KR/KR]; 122-104, Jinheung Apartment, 97-3 Anyang-dong, Manan-ku, Anyang, Kyungki-do 430-010 (KR).

(74) Agent: **KIM, Ham, Kon**; Hyundai Life Insurance Bldg., 5F, 649-14 Yoksam-dong, Kangnam-ku, Seoul 135-080 (KR).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO,

[Continued on next page]

(54) Title: **FABRICATION METHOD FOR ORGANIC SEMICONDUCTOR TRANSISTOR HAVING ORGANIC POLYMERIC GATE INSULATING LAYER**



(57) Abstract: Provided is a method for fabricating an organic semiconductor transistor having an organic polymeric gate insulating layer. The method includes forming an organic gate insulating layer on a substrate by a vapor deposition method using organic monomer sources, and causing a polymerization reaction to occur in the organic gate insulating layer to complete an organic polymeric gate insulating layer. Since the vapor deposition method, which is a low-temperature dry-type technique, is employed, the organic polymeric gate insulating layer can be uniformly formed on a large-area substrate by a simplified in-situ process.

WO 03/019631 A1



NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR,  
TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

**Published:**

— with international search report

(84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## FABRICATION METHOD FOR ORGANIC SEMICONDUCTOR TRANSISTOR HAVING ORGANIC POLYMERIC GATE INSULATING LAYER

5

### Technical Field

The present invention relates to a fabrication method for a transistor, and more particularly, to a fabrication method for an organic semiconductor transistor having an organic polymeric gate insulating layer.

10

### Background Art

In order for a material to be used as a gate insulating layer in an organic semiconductor transistor, the material must have a low electrical conductivity and a high breakdown field characteristic. Thus, an inorganic insulating layer, such as silicon oxide, having an electrical conductivity of less than  $10^{-12}$ S/cm and a breakdown field of greater than 1MV/cm, is widely used as a gate insulating layer.

15

However, inorganic insulating layers, which are formed at high temperature, may affect other layer materials previously formed on a substrate through preceding processes (to be called as pre-process layers hereinafter).

20

On the other hand, organic insulating layers, which are formed at low temperature, do not affect pre-process layers. Thus, research into organic insulating layers as new gate insulating layers is being vigorously conducted.

25

Known methods for fabricating organic insulating layers include a spin coating method and a monomolecular layer formation method using the Langmuir-Blodgett film process, which are both advantageously simplified, low-temperature techniques.

30

However, these techniques are effective only when they are applied to a small-area substrate. As flat-panel displays tend to increase in area, these techniques are difficult to be applied thereto. Further, since these techniques are wet-type processes, a pre-process layer may be dissolved during the processes, limiting selection of the kind of the pre-process layer. Thus, it is quite difficult to design an organic semiconductor transistor in various manners. Since the process for forming organic insulating layers is not in-situ performed with respect to the pre- or post-processes, the fabrication process and equipment become complex, resulting in an increase in the fabrication cost.

Therefore, there is an increasing demand for methods for fabricating an organic gate insulating layer on a large-area substrate with a simplified process.

#### Disclosure of the Invention

It is an object of the present invention to provide a fabrication method of an organic semiconductor transistor having an organic gate insulating layer by a low-temperature, dry-type process.

To accomplish the above object of the present invention, there is provided a method for fabricating an organic semiconductor transistor, the method including forming a gate insulating layer using an organic polymeric layer by vapor deposition which is a low-temperature, dry-type technique. First, a substrate is provided, and an organic gate insulating layer is formed on the substrate by a vapor deposition method using organic monomer sources. Then, a polymerization reaction is caused to occur in the organic gate insulating layer to complete an organic polymeric gate insulating layer.

Here, the organic gate insulating layer is preferably formed to a thickness of 50 to 20000 Å.

Also, the vapor deposition method is preferably a vacuum deposition method.

The polymerization reaction is preferably thermal polymerization performed by a heat treatment at 100 to 400°C or photo-polymerization  
5 by light radiation of 150 nm to 10  $\mu$ m.

The steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer using the thermal polymerization are preferably in-situ performed.

The method may further include the step of forming an organic  
10 semiconductor active layer on the organic polymeric insulating layer, after the step of completing the organic polymeric insulating layer, and the steps of forming the organic gate insulating layer, completing the organic polymeric gate insulating layer and forming an organic semiconductor active layer on the organic polymeric insulating layer are  
15 preferably in-situ performed.

In step of providing a substrate, an organic semiconductor active layer and a source/drain electrode are preferably formed on the substrate. The organic semiconductor active layer and the source/drain electrode are preferably formed by the step in-situ performed with  
20 respect to the steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer.

In the case where the organic polymeric gate insulating layer is a polyimide layer, the organic monomer source may include an aromatic tetracarboxylic dianhydride monomer and an aromatic diamine monomer,  
25 and the organic polymeric gate insulating layer is a gate insulating layer. In this case, the step of forming the organic gate insulating layer may include separately evaporating the aromatic tetracarboxylic dianhydride monomer and the aromatic diamine monomer so that the molar ratio of the respective monomers in the organic gate insulating layer becomes  
30 1:1.

The steps of forming the source/drain electrode and the gate electrode of the organic semiconductor transistor are preferably in-situ performed with respect to the steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer.

5

#### Brief Description of the Drawings

The above object and advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:

10 FIG. 1 is a representation of a method for forming an organic polymeric gate

insulating layer in a fabrication method of an organic semiconductor transistor according to the present invention;

15 FIGS. 2 and 3 are cross-sectional views of methods for fabricating a staggered-inverted type organic TFT (thin film transistor) according to the present invention;

FIG. 4 shows a FT-IR (Fourier Transform Infrared Absorption) spectral result for a polyimide gate insulating layer according to the present invention;

20 FIG. 5 is a graphic representation of the current-to-voltage relationship of the polyimide gate insulating layer according to the present invention;

FIG. 6 is a cross-sectional view of a staggered-inverted type organic TFT according to the present invention; and

25 FIG. 7 is a graphic representation of the current-to-voltage relationship of the staggered-inverted type organic TFT shown in FIG. 6.

#### Best mode for carrying out the Invention

30 A method for fabricating an organic semiconductor transistor according to the present invention will now be described in detail.

However, the present invention is not limited to the following embodiments and is implemented in various forms. Rather, these embodiments are provided only so that this disclosure will be thorough and complete and will fully convey the scope of the invention to those  
5 who have ordinary skills in the art. Throughout the drawings, organic TFTs are schematically drawn and thicknesses of various films are exaggerated for clarity. In the drawings, the same elements are designated by the same numbers.

In the method for fabricating an organic semiconductor transistor  
10 according to the present invention, a gate insulating layer is formed of an organic polymeric layer. A process for forming an organic polymeric gate insulating layer is shown in FIG. 1.

Referring to FIG. 1, a

substrate is provided to form a gate insulating layer (step 1). The  
15 substrate is used to form a transistor and may take any form of a silicon substrate, a glass substrate or a plastic substrate. Also, a refractory plastic substrate having a high glass transition temperature can be used as a substrate for an organic semiconductor transistor. A large-area substrate of 8 inches or greater can also be used as a substrate for a  
20 flat-panel display. A preceding process layer is formed on a substrate according to the kind of a transistor. For example, in the case of forming a staggered-inverted type organic TFT, a gate electrode may be formed on the substrate. In the case of forming a staggered type organic TFT, an active layer and a stacked layer structure of  
25 source/drain electrodes may be formed on the substrate.

In detail, the substrate is first loaded into a vapor deposition apparatus. Usable vapor deposition apparatuses include a vacuum deposition apparatus.

Then, at least one organic monomer source is inserted into an  
30 evaporator of the vapor deposition apparatus. In the case of forming a



polyimide layer as an organic polymeric gate insulating layer, it is preferred that two kinds of sources are simultaneously used. A first source is an aromatic tetracarboxylic dianhydride monomer source. Usable examples of the first source include oxydiphthalic anhydride  
5 (ODPA), pyromellitic dianhydride (PMDA), benzophenone tetracarboxylic dianhydride (BTDA) and biphtalic dianhydride (BPDA). A second source is an aromatic diamine monomer source. Usable examples of the second source include materials represented by the following formula  
1:

10


15

20

25

30


[Formula 1]



Alternatively, a vinyl derivative monomer is subjected to vapor  
 5 deposition and UV radiation to be polymerized, thereby forming a thin  
 film having good insulating properties. The following reaction is  
 caused to occur. Here, the properties of the thin film can be adjusted by

changing a substituent R in different. The substituent may be hydrogen atoms and may be necessarily the same with each other.

[Reaction scheme 1]



5 Then, an organic gate insulating layer is formed on the substrate (step 2).

Physical parameters such as the degree of vacuum in a deposition chamber, a substrate temperature, power and so on, are controlled to form an organic gate insulating layer on the substrate according to characteristics of a vapor deposition apparatus used.  
10 When a vapor deposition chamber is used, the degree of vacuum is set to  $10^{-6}$  Torr or less.

An organic gate insulating layer is called as such because most of insulating layers formed in the process exist in the phase of monomolecules or oligomers rather than polymers having completely  
15 undergone polymerization.

If an aromatic tetracarboxylic dianhydride monomer source and an aromatic diamine monomer source are used, the respective sources are separately evaporated and physical parameters are controlled so that the molar ratio of monomers in the organic gate insulating layer becomes  
20 1:1, thereby forming a film.

Finally, a polymerization reaction is caused to occur in the organic gate insulating layer, thereby completing an organic polymeric gate

insulating layer (step 3).

In step 3, polymerization is caused to occur in the organic gate insulating layer formed in the phase of monomolecules or oligomers, so that the organic gate insulating layer is turned into a polymeric film.

5 That is to say, the organic gate insulating layer is subjected to a heat treatment at 100 to 400°C to cause thermal polymerization or to light radiation of 150 nm to 10 μm to cause photopolymerization, thereby completing a gate insulating layer made of an organic polymeric film.

The thermal polymerization is performed by using a heater in a  
10 vapor deposition apparatus to raise the temperature of a substrate, thereby in-situ performing the steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer.

The photopolymerization is performed by installing a light radiation unit in a vapor deposition apparatus, thereby in-situ performing the steps  
15 of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer.

Now, a method for fabricating a staggered-inverted organic TFT according to an embodiment of the present invention will be described with reference to FIGS. 2 and 3.

20 FIG. 2 shows the step of forming a gate electrode 12 on a substrate 10. In detail, the substrate 10 with a shadow mask for defining a gate electrode, is disposed in a vacuum chamber for gate electrode deposition, and a metal for use as a gate electrode is placed in a metal boat. Usable gate electrode metals include aluminum having a  
25 low work function to realize a p-channel TFT. The vacuum chamber is maintained at the degree of vacuum of  $5 \times 10^{-4}$  Torr or less, preferably  $5 \times 10^{-7}$  Torr, and deposition is performed at a rate of 3-5 Å/sec, thereby forming the gate electrode 12. The gate electrode made of aluminum, for example, is formed to a thickness of 1700 Å.

30 FIG. 3 shows the step of forming an organic polymeric gate

insulating layer 14.

The substrate having the gate electrode 12 is placed in the vacuum deposition chamber and monomer sources for forming target organic polymeric layers are inserted into an evaporator such as a metal  
5 boat.

Subsequently, the vacuum chamber is maintained at the degree of vacuum of  $10^{-6}$  Torr or less, preferably  $5 \times 10^{-7}$  Torr, and deposition is performed at a rate of 5-10 Å/sec, thereby forming an organic gate insulating layer having a thickness of 50 to 20000 Å.

10 In the case of using an aromatic tetracarboxylic dianhydride monomer source and an aromatic diamine monomer source, deposition is performed such that the molar ratio of the respective monomers in the insulating layer is 1:1.

Then, thermal polymerization is carried out for about 30 minutes  
15 to about 2 hours by performing a heat treatment at 100 to 400°C, or photopolymerization is carried out for about 10 minutes or less by radiating light of 150 nm to 10 μm, thereby completing the organic polymeric gate insulating layer 14.

The organic gate insulating layer is formed to a thickness of  
20 approximately 1500 Å using 4,4'-oxydiphthalic dianhydride and 4,4'-oxydianiline as an aromatic tetracarboxylic dianhydride monomer source and an aromatic diamine monomer source, respectively. Then, the organic gate insulating layer is copolymerized in a vacuum oven at approximately 220°C for about 1 hour. FIG. 4 shows a FT-IR (Fourier  
25 Transform Infrared Absorption) spectral result for the obtained organic polymeric gate insulating layer according to the present invention. In FIG. 4, peaks are observed around  $1379\text{ cm}^{-1}$  (C-N),  $1500\text{ cm}^{-1}$  (C-C),  $1720\text{ cm}^{-1}$  (C=O, asymmetric),  $1778\text{ cm}^{-1}$  (C=O, symmetric), from which the finally obtained organic polymeric gate insulating layer is identified as  
30 a polyimide layer.

Also, it is confirmed that the resulting device consisting of the aluminum gate (1700 Å) and polyimide gate insulating layer (1500 Å) has an electrical conductivity of approximately  $10^{-11}$  S/cm and a breakdown current field of approximately 0.3 MV/cm, as shown in FIG. 5, which are  
5 suitable characteristics so as to serve as a gate insulating layer.

Then, subsequent processes are carried out on the substrate 10 having the completed organic polymeric gate insulating layer 14, thereby completing a staggered-inverted type organic TFT, as shown in FIG. 6.

In detail, an organic semiconductor active layer 16 is formed on  
10 the organic polymeric gate insulating layer 14 by a vapor deposition method, preferably a thermal evaporation method. The organic semiconductor active layer 16 is formed of an organic semiconductor material, such as pentacene, oligo-thiophene, poly(alkylthiophene) or poly(thienylenevinylene). The degree of vacuum in the vacuum  
15 deposition chamber is set to  $5 \times 10^{-4}$  Torr or less, preferably  $5 \times 10^{-7}$  Torr, and deposition is performed at a rate of approximately 0.5 Å/sec, thereby forming the organic semiconductor active layer 16 having a thickness of approximately 1000 Å.

Then, the substrate 10 is overlaid with a shadow mask for  
20 source/drain electrode and a metal material having a high work function is deposited by vacuum deposition, thereby forming a source/drain electrode 18. Here, gold is suitably used as the metal material. The degree of vacuum in the vacuum deposition chamber is set to  $5 \times 10^{-4}$  Torr or less, preferably  $5 \times 10^{-7}$  Torr, and deposition is performed at a rate of  
25 approximately 3-5 Å/sec, thereby forming the source/drain electrode 18 having a thickness of approximately 1500 Å.

FIG. 7 shows the output characteristics of the organic TFT comprised of aluminum gate (1700 Å), polyimide gate insulating layer (1500 Å), pentacene active layer (1000 Å) and gold source/drain  
30 electrode (1500 Å). In FIG. 7,  $I_d$ ,  $V_{ds}$ , and  $V_{gs}$  are drain current,

drain-to-source voltage, gate-to-source voltage, respectively. Referring to FIG. 7, the field-effect mobility of the organic TFT is approximately  $0.1 \text{ cm}^2/\text{V}\cdot\text{s}$ , which is quite a good level.

Although a method for fabricating a staggerd-inverted type TFT  
5 has been described above in a preferred embodiment of the present invention, the method of the present invention can also be applied to fabrication of a staggered type organic TFT having a structure in which an active layer, a source/drain electrode, a gate insulating layer and a gate electrode are sequentially stacked. In this case, the respective  
10 steps of the fabrication method are in-situ performed. Further, the method for fabricating an organic polymeric gate insulating layer according to the present invention can also be applied to a general fabrication method of an organic field-effect transistor.

#### 15 Industrial Applicability

As described above, in the method for fabricating an organic semiconductor transistor according to the present invention, a gate insulating layer is formed of an organic polymeric layer that can be formed at low temperature. Since the organic polymeric gate insulating  
20 layer is formed using a vapor deposition method, which is a low-temperature dry-type technique, it does not affect pre-process layers.

Thus, pre-process layers can be freely selected and various organic semiconductor transistors can be designed. Also, since the organic gate insulating layer formation can be in-situ performed with respect to  
25 active layer formation, and can be in-situ performed with respect to gate electrode formation and source/drain electrode formation, the present invention has a significant advantage in terms of simplicity of the fabrication process and equipment. Therefore, organic semiconductor transistors suited to many applications can be easily fabricated at low  
30 cost. Further, since the fabrication method according to the present

invention employs vapor deposition, a gate insulating layer having good properties can be formed with a high level of uniformity, thereby making it easy to fabricate a transistor on a large-area substrate.



What is claimed is:

1. A method for fabricating an organic semiconductor transistor comprising the steps of:
  - providing a substrate;
  - 5 forming an organic gate insulating layer on the substrate by a vapor deposition method using organic monomer sources; and
  - causing a polymerization reaction to occur in the organic gate insulating layer to complete an organic polymeric gate insulating layer.
- 10 2. The method according to claim 1, wherein the organic gate insulating layer is formed to a thickness of 50 to 20000 Å.
3. The method according to claim 1, wherein the vapor deposition method is a vacuum deposition method.
- 15 4. The method according to any one of claims 1 through 3, wherein the polymerization reaction is thermal polymerization performed by a heat treatment at 100 to 400°C.
- 20 5. The method according to claim 4, wherein the steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer using the thermal polymerization are in-situ performed.
- 25 6. The method according to any one of claims 1 through 3, wherein the polymerization reaction is photo-polymerization by light radiation of 150 nm to 10 μm.

7. The method according to claim 6, wherein the steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer using the thermal polymerization are in-situ performed.

5

8. The method according to claim 1, further comprising the step of forming an organic semiconductor active layer on the organic polymeric insulating layer, after the step of completing the organic polymeric insulating layer.

10

9. The method according to claim 8, wherein the steps of forming the organic gate insulating layer, completing the organic polymeric gate insulating layer and forming an organic semiconductor active layer on the organic polymeric insulating layer are in-situ performed.

15

10. The method according to claim 1, wherein in step of providing a substrate, an organic semiconductor active layer and a source/drain electrode are formed on the substrate.

20 11. The method according to claim 10, wherein the organic semiconductor active layer and the source/drain electrode are formed by the step in-situ performed with respect to the steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer.

25

12. The method according to claim 1, wherein the organic monomer source includes an aromatic tetracarboxylic dianhydride monomer and an aromatic diamine monomer, and the organic polymeric gate insulating layer is a gate insulating layer.

30


13. The method according to claim 12, wherein the step of forming the organic gate insulating layer includes separately evaporating the aromatic tetracarboxylic dianhydride monomer and the aromatic diamine monomer so that the molar ratio of the respective monomers in the organic gate insulating layer becomes 1:1, and completing the organic polymeric gate insulating layer includes subjecting the organic gate insulating layer to thermal copolymerization by performing a heat treatment at 100 to 400°C to yield a polyimide gate insulating layer.

14. The method according to claim 12, wherein the step of forming the organic gate insulating layer includes separately evaporating the aromatic tetracarboxylic dianhydride monomer and the aromatic diamine monomer so that the molar ratio of the respective monomers in the organic gate insulating layer becomes 1:1, and completing the organic polymeric gate insulating layer includes subjecting the organic gate insulating layer to photopolymerization by radiating light radiation of 150 nm to 10  $\mu$ m to yield a polyimide gate insulating layer.

15. The method according to claim 1, wherein the substrate is a heat-resistant plastic substrate.

16. The method according to claim 1, wherein the steps of forming the source/drain electrode and the gate electrode of the organic semiconductor transistor are in-situ performed with respect to the steps of forming the organic gate insulating layer and completing the organic polymeric gate insulating layer.

FIG. 1



2/4

FIG.2




FIG.3





FIG.4



3/4

FIG.5




FIG.6





FIG.7



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR01/01436

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC7 H01L 21/20

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC7 H01L21/20, IPC7 H01L21/00, IPC7 H01L21/205, IPC7G02F1/136

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean Patents and applications for inventions since 1975

Korean Utility models and applications for Utility models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

KIPONET

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	KR 1993-1356 A (KAIST) 16.January.1993	1-5
A	KR 1999-30877 A (Samsung Electronics CORP.) 06.May.1999	1-5
A	KR 2000-3758 A (Hyundai Electronic Industry CORP.) 25.January.2000	1-5
A	KR 1994-22164 A (Sharp CORP.) 20.October.1994	1-5
A	KR 1999-24916 A (Samsung Electronics CORP.) 06.April.1999	1-5

☐ Further documents are listed in the continuation of Box C.☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

09 MAY 2002 (09.05.2002)

Date of mailing of the international search report

10 MAY 2002 (10.05.2002)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office  
920 Dunsan-dong, Seo-gu, Daejeon 302-701,  
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KIM, Jong Chan

Telephone No. 82-42-481-5722

